FPGA Video Processing (Compression Encoder Decoder)

 

FPGA-based Ethernet Audio-Video Bridging Network for Cars

Xilinx demonstrated FPGA based Ethernet Audio/Video Bridging (EAVB) network implementation optimized for carrying high-speed data traffic within the automobile. FPGA based Ethernet Audio/Video Bridging (EAVB) network fulfills consumer expectations for higher resolution displays and graphics quality in their driver assistance, navigation and passenger entertainment systems grow, so do the associated challenges of moving content around […]

Read more >>> FPGA-based Ethernet Audio-Video Bridging Network for Cars

January 2012 – Conexant Systems Inc., a developer for imaging, audio, embedded modem, and video surveillance applications, now introduced the CX25828, a highly flexible eight-channel video/audio decoder designed for surveillance applications. The CX25828 features eight high quality NTSC/PAL video decoders, nine audio ADCs and one audio DAC (Digital-to-Analog Converter) for audio playback or two-way communication […]

Read more >>> Video/Audio Decoder for CCTV DVR Video Surveillance Systems

January 2012 – Conexant Systems Inc., a developer for imaging, audio, embedded modem, and video surveillance applications, now introduced the CX93610, a low power High Definition DIFT JPEG-MJPEG Encoder that includes a 656 camera interface and optional microphone input. A monolithic mixed signal Application-Specific Standard Product (ASSP), the CX93610 is designed for monitoring and surveillance […]

Read more >>> JPEG-MPEG Encoder for Video Surveillance Cameras

Lattice FPGA HDMI Video Camera Development Kit is a fully production ready High Dynamic Range (HDR) camera, designed to fit into commercially available camera housings. Lattice FPGA Video Camera Development system is more suitable for developing video surveillance camera systems for home security. Lattice FPGA Video Camera Development system’s hardware is designed to support full […]

Read more >>> FPGA Design of HD Video Camera System for Long-Range Video Surveillance Camera Systems

H.264-MP-E IP core implements a video encoder compatible to the Main profile of the H.264 standard, also known as MPEG-4 Part 10. The core is available in ASIC (synthesizable HDL) and FPGA (netlist) forms, and includes everything required for successful implementation. The ASIC version includes: VHDL/Verilog RTL source code (ASICs) or post-synthesis netlist (FPGAs), Sophisticated self-checking Testbench (Verilog 2001), Software (C++) Bit-Accurate Model and test vector generator, Synthesis scripts (ASIC) or place and route script (FPGAs)

Read more >>> FPGA/ASIC H.264/AVC HD&ED Video Encoder IP Core

Xilinx Consumer Video Development Kit supports the latest serial digital TV interfaces, including DisplayPort 1.1a, V-by-One(R) HS, HDMI(TM) 1.4a (now supporting 3DTV) and LVDS of up to 1.05 Gbps, to help original equipment manufacturers meet the challenges of shorter market windows and focus on the innovation and delivery of stunning 3D, Organic Light Emitting Diode (OLED), Quad HD (4K2K resolution) and many other digital display technologies.

Read more >>> FPGA Video Processing (Compression + Encoder + Decoder) System for HDMI 3DTV

Showing 6 results for the tag: FPGA Video Processing (Compression Encoder Decoder).